Bit slicing

From Wikipedia, the free encyclopedia
  (Redirected from 2-bit architecture)
Jump to: navigation, search

Bit slicing is a technique for constructing a processor from modules of processors of smaller bit width, for the purpose of increasing the word length; in theory to make an arbitrary n-bit CPU. Each of these component modules processes one bit field or "slice" of an operand. The grouped processing components would then have the capability to process the chosen full word-length of a particular software design.

Bit slicing more or less died out due to the advent of the microprocessor. Recently it's been used in ALUs for quantum computers, and has been used as a software technique (e.g. in x86 CPUs, for cryptography.[1])

Operational details[edit]

Bit slice processors usually include an arithmetic logic unit (ALU) of 1, 2, 4, 8 or 16 bits and control lines (including carry or overflow signals that are internal to the processor in non-bitsliced CPU designs).

For example, two 4-bit ALU chips could be arranged side by side, with control lines between them, to form an 8-bit ALU (result need not be power of two, e.g. three 1-bit can make a 3-bit ALU,[2] thus 3-bit (or n-bit) CPU, while such hasn't been used in volume). Four 4-bit ALU chips could be used to build a 16-bit ALU. It would take eight chips to build a 32-bit word ALU. The designer could add as many slices as required to manipulate increasingly longer word lengths.

A microsequencer or control ROM would be used to execute logic to provide data and control signals to regulate function of the component ALUs.

Known bit-slice microprocessor modules:

  • 1-bit slice:
    • ...

Historical necessity[edit]

Bit slicing, although not called that at the time, was also used in computers before large scale integrated circuits (LSI, the predecessor to today's VLSI, or very-large-scale integration circuits). The first bit-sliced machine was EDSAC 2, built at the University of Cambridge Mathematical Laboratory in 1956–1958.[citation needed]

Prior to the mid-1970s and late 1980s there was some debate over how much bus width was necessary in a given computer system to make it function. Silicon chip technology and parts were much more expensive than today. Using multiple, simpler, and thus less expensive ALUs was seen[by whom?] as a way to increase computing power in a cost effective manner. While 32-bit architecture microprocessors were being discussed at the time,[by whom?] few were in production.[citation needed]

The UNIVAC 1100 series mainframes (one of the oldest series, originating in the 1950s) has a 36-bit architecture and the 1100/60 introduced in 1979 used nine Motorola MC10800 4-bit ALU[11] chips to implement the needed word width while using modern integrated circuits.[12]

At the time 16-bit processors were common but expensive, and 8-bit processors, such as the Z80, were widely used in the nascent home computer market.

Combining components to produce bit slice products allowed engineers and students to create more powerful and complex computers at a more reasonable cost, using off-the-shelf components that could be custom-configured. The complexities of creating a new computer architecture were greatly reduced when the details of the ALU were already specified (and debugged).

The main advantage was that bit slicing made it economically possible in smaller processors to use bipolar transistors,[citation needed] which switch much faster than NMOS or CMOS transistors.[citation needed] This allowed for much higher clock rates, where speed was needed; for example DSP functions or matrix transformation, or as in the Xerox Alto, the combination of flexibility and speed, before discrete CPUs were able to deliver that.

Modern use[edit]

Software use on non-bit-slice hardware[edit]

In more recent times, the term bit-slicing was re-coined by Matthew Kwan[13] to refer to the technique of using a general purpose CPU to implement multiple parallel simple virtual machines using general logic instructions to perform Single Instruction Multiple Data (SIMD) operations. This technique is also known as SIMD Within A Register (SWAR).

This was initially in reference to Eli Biham's 1997 paper A Fast New DES Implementation in Software,[14] which achieved significant gains in performance of DES by using this method.

Bit-sliced quantum computers[edit]

To simplify the circuit structure and reduces the hardware cost of quantum computers (proposed to run the MIPS32 instruction set) a 50 GHz superconducting "4-bit bit-slice arithmetic logic unit (ALU) for 32-bit rapid single-flux-quantum microprocessors was demonstrated."[15]

See also[edit]

References[edit]

  1. ^ Benadjila, Ryad; Guo, Jian; Lomné, Victor; Peyrin, Thomas (2014-03-21) [2013-07-15]. "Implementing Lightweight Block Ciphers on x86 Architectures". Cryptology Archive Report 2013/445. 
  2. ^ "How to Create a 1-bit ALU". Cs.umd.edu. Retrieved 5 November 2017. Here's how you would put three 1-bit ALU to create a 3-bit ALU 
  3. ^ "3002 - The CPU Shack Museum". Cpushack.com. Retrieved 5 November 2017. 
  4. ^ ftp://bitsavers.informatik.uni-stuttgart.de/pdf/signetics/_dataBooks/1977_Bipolar_Microprocessor.pdf
  5. ^ "IMP-4 - National Semiconductor". En.wikichop.org. Retrieved 5 November 2017. 
  6. ^ "6701 - The CPU Shack Museum". Cpushack.com. Retrieved 5 November 2017. 
  7. ^ "5700/6700 - Monolithic Memories". En.wikichip.org. Retrieved 5 November 2017. 
  8. ^ "File:MMI 5701-6701 MCU (August, 1974).pdf" (PDF). En.wikichip.org. Retrieved 5 November 2017. 
  9. ^ "Archived copy" (PDF). Archived from the original (PDF) on 2011-02-11. Retrieved 2017-05-21. 
  10. ^ "SN74S481 - The CPU Shack Museum". Cpushack.com. Retrieved 5 November 2017. 
  11. ^ a b "The MC10800". 6502.org. Retrieved 5 November 2017. 
  12. ^ "Archived copy" (PDF). Archived from the original (PDF) on 2016-06-11. Retrieved 2016-01-28. 
  13. ^ "Bitslice DES". Darkside.com.au. Retrieved 5 November 2017. 
  14. ^ Biham, Eli (1997). "A Fast New DES Implementation in Software". Cs.technion.ac.il. Retrieved 5 November 2017. 
  15. ^ Tang, Guang-Ming; Takata, Kensuke; Tanaka, Masamitsu; Fujimaki, Akira; Takagi, Kazuyoshi; Takagi, Naofumi (January 2016) [2015-12-09]. "4-bit Bit-Slice Arithmetic Logic Unit for 32-bit RSFQ Microprocessors". IEEE Transactions on Applied Superconductivity. 26 (1). doi:10.1109/TASC.2015.2507125. 1300106. […] 4-bit bit-slice arithmetic logic unit (ALU) for 32-bit rapid single-flux-quantum microprocessors was demonstrated. The proposed ALU covers all of the ALU operations for the MIPS32 instruction set. […] It consists of 3481 Josephson junctions with an area of 3.09 × 1.66 mm2. It achieved the target frequency of 50 GHz and a latency of 524 ps for a 32-bit operation, at the designed DC bias voltage of 2.5 mV […] Another 8-bit parallel ALU has been designed and fabricated with target processing frequency of 30 GHz […] To achieve comparable performance to CMOS parallel microprocessors operating at 2–3 GHz, 4-bit bit-slice processing should be performed with a clock frequency of several tens of gigahertz. Several bit-serial arithmetic circuits have been successfully demonstrated with high-speed clocks of above 50 GHz […] 

External links[edit]