File:Metastability D-Flipflops.svg

Page contents not supported in other languages.
This is a file from the Wikimedia Commons
From Wikipedia, the free encyclopedia

Original file(SVG file, nominally 730 × 560 pixels, file size: 28 KB)

Summary

Description
English: Metastability in digital circuits: Simplified schematic how a data line can cross different (asynchronous) clock domains (CLK_A and CLK_B) to minimize the risk of metastability with a double buffer D-Flipflop chain.
Русский: Схема возникновения метастабильного состояния в триггере тактируемом по фронту сигнала
Date
Source Own work
Author wdwd
Other versions

Licensing

I, the copyright holder of this work, hereby publish it under the following license:
w:en:Creative Commons
attribution share alike
This file is licensed under the Creative Commons Attribution-Share Alike 4.0 International license.
You are free:
  • to share – to copy, distribute and transmit the work
  • to remix – to adapt the work
Under the following conditions:
  • attribution – You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
  • share alike – If you remix, transform, or build upon the material, you must distribute your contributions under the same or compatible license as the original.

Captions

Add a one-line explanation of what this file represents

Items portrayed in this file

depicts

25 November 2015

File history

Click on a date/time to view the file as it appeared at that time.

Date/TimeThumbnailDimensionsUserComment
current17:56, 1 October 2017Thumbnail for version as of 17:56, 1 October 2017730 × 560 (28 KB)GliderMavenFixed logic/timing error on diagram waveform
18:46, 21 January 2017Thumbnail for version as of 18:46, 21 January 2017730 × 560 (28 KB)GliderMavenminor change to the waveform to make it more characteristic of metastability
18:04, 5 December 2015Thumbnail for version as of 18:04, 5 December 2015730 × 560 (27 KB)Wdwdadd arrows
18:03, 5 December 2015Thumbnail for version as of 18:03, 5 December 2015730 × 560 (27 KB)Wdwdadd arrows
20:44, 25 November 2015Thumbnail for version as of 20:44, 25 November 2015730 × 560 (27 KB)Wdwd== {{int:filedesc}} == {{Information |Description={{en|Metastability in digital circuits: Simplified schematic how a data line can cross different (asynchronous) clock domains (CLK_A and CLK_B) to minimize the risk of metastability with a double buffer...
The following pages on the English Wikipedia use this file (pages on other projects are not listed):

Global file usage

The following other wikis use this file:

Metadata