MCST-R1000

From Wikipedia, the free encyclopedia
MCST R1000
MCST R1000 FPGA prototype
General information
Launched2010; 14 years ago (2010)[1]
Designed byMCST
Common manufacturer(s)
Performance
Max. CPU clock rate750 MHz to 1 GHz
FSB speedsGbps
Cache
L1 cache48 KB
L2 cache2 MB
Architecture and classification
ApplicationEmbedded
Technology node100 mm²
Instruction setSPARC V9
Physical specifications
Cores
  • 4
Package(s)
History
Predecessor(s)MCST-R500S
Successor(s)MCST-R2000

The MCST R1000 (Russian: МЦСТ R1000) is a 64-bit microprocessor developed by Moscow Center of SPARC Technologies (MCST) and fabricated by TSMC.[2]

During development this microprocessor was designated as MCST-4R.[1]

MCST R1000 Highlights[edit]

MCST R1000 core
MCST R1000 pipeline
MCST R1000 diagram
ccNUMA multiprocessor system with four MCST R1000 microprocessors

References[edit]

  1. ^ a b "Участие ЗАО «МЦСТ» и ОАО «ИНЭУМ им.И.С.Брука» в международной выставке "ChipExpo – 2011" (итоги участия)", Новости (in Russian), MCST, archived from the original on 2011-05-11, retrieved 2011-12-06
  2. ^ Система на кристалле "МЦСТ-4R" (in Russian), MCST, retrieved 2011-11-18