Template:AMD Epyc 7000 series

From Wikipedia, the free encyclopedia
(Redirected from Template:AMD Epyc)

Common features of EPYC 7001 series CPUs:

  • Socket: SP3.
  • All the CPUs support ECC DDR4-2666 in octa-channel mode (7251 supports only DDR4-2400).
  • L1 cache: 96 KB (32 KB data + 64 KB instruction) per core.
  • L2 cache: 512 KB per core.
  • All the CPUs support 128 PCIe 3.0 lanes.
  • Fabrication process: GlobalFoundries 14LP.
Model[i] Cores
(threads) 		Clock rate (GHz) L3 cache
(total) 		TDP Chiplets Core
config[ii] 		Release Embedded
options[iii]
Base Boost Date Price
(USD)
All–core Max
7251[1][2] 8 (16) 2.1 2.9 2.9 32 MB 120 W 4 × CCD 8 × 1 Jun 2017[3] $475 Yes
7261[1][4] 2.5 64 MB 155/170 W Jun 2018[5] $570 Yes
7281[1][2] 16 (32) 2.1 2.7 2.7 32 MB 8 × 2 Jun 2017[3] $650 Yes
7301[1][2] 2.2 64 MB $800 Yes
7351P[1][2] 2.4 2.9 2.9 $750 735P
7351[1][2] $1,100 Yes
7371[1][6] 3.1 3.6 3.8 200 W Nov 2018[7] $1,550 Yes
7401P[1][2] 24 (48) 2.0 2.8 3.0 155/170 W 8 × 3 Jun 2017[3] $1,075 740P
7401[1][2] $1,850 Yes
7451[1][2] 2.3 2.9 3.2 180 W $2,400 Yes
7501[1][2] 32 (64) 2.0 2.6 3.0 155/170 W 8 × 4 $3,400 Yes
7551P[1][2] 2.55 180 W $2,100 755P
7551[1][2] $3,400 Yes
7571[8][9] 2.2 3.0 200 W Nov 2018 OEM/AWS Un­known
7601[1][2] 2.7 3.2 180 W Jun 2017[3] $4,200 Yes
  1. ^ Models with "P" suffixes are uniprocessors, only available as single socket configuration.
  2. ^ Core Complexes (CCX) × cores per CCX
  3. ^ Epyc embedded 7001 series models have identical specifications as Epyc 7001 series.
Retrieved from "https://en.wikipedia.org/w/index.php?title=Template:AMD_Epyc_7000_series&oldid=1215179393"