| Discussion Topic |
Replies (estimated) |
Archive Link
|
| There should be a disambiguation page for ARM |
1 |
Talk:ARM architecture family/Archive 1#There should be a disambiguation page for ARM
|
| Merger |
2 |
Talk:ARM architecture family/Archive 1#Merger
|
| Initiation of the ARM project |
2 |
Talk:ARM architecture family/Archive 1#Initiation of the ARM project
|
| "Many people are of the opinion that it is a very "pure" RISC implementation..." |
1 |
Talk:ARM architecture family/Archive 1#"Many people are of the opinion that it is a very "pure" RISC implementation..."
|
| Piccolo |
1 |
Talk:ARM architecture family/Archive 1#Piccolo
|
| A small reediting of the article is badly needed |
2 |
Talk:ARM architecture family/Archive 1#A small reediting of the article is badly needed
|
| Thumb-2 |
8 |
Talk:ARM architecture family/Archive 1#Thumb-2
|
| Conditional code |
2 |
Talk:ARM architecture family/Archive 1#Conditional code
|
| Rewording NEON |
3 |
Talk:ARM architecture family/Archive 1#Rewording NEON
|
| volatile short |
6 |
Talk:ARM architecture family/Archive 1#volatile short
|
| Advertising |
2 |
Talk:ARM architecture family/Archive 1#Advertising
|
| Three Address Architecture? |
2 |
Talk:ARM architecture family/Archive 1#Three Address Architecture?
|
| most used CPU architecture in the world? |
1 |
Talk:ARM architecture family/Archive 1#most used CPU architecture in the world?
|
| XScale and ARM926 "more numerous" |
1 |
Talk:ARM architecture family/Archive 1#XScale and ARM926 "more numerous"
|
| The cores |
1 |
Talk:ARM architecture family/Archive 1#The cores
|
| iPhone? |
2 |
Talk:ARM architecture family/Archive 1#iPhone?
|
| bug in example C code |
1 |
Talk:ARM architecture family/Archive 1#bug in example C code
|
| OMAP as a branch? |
3 |
Talk:ARM architecture family/Archive 1#OMAP as a branch?
|
| re: edit on October 30: Originally called "Advanced RISC Machine"? |
1 |
Talk:ARM architecture family/Archive 1#re: edit on October 30: Originally called "Advanced RISC Machine"?
|
| bug in example ASM code |
2 |
Talk:ARM architecture family/Archive 1#bug in example ASM code
|
| 80286 alternative for ACORN |
1 |
Talk:ARM architecture family/Archive 1#80286 alternative for ACORN
|
| Address bus width |
1 |
Talk:ARM architecture family/Archive 1#Address bus width
|
| New topic for Jazelle? |
2 |
Talk:ARM architecture family/Archive 1#New topic for Jazelle?
|
| Strange sentence |
2 |
Talk:ARM architecture family/Archive 1#Strange sentence
|
| Jazelle |
3 |
Talk:ARM architecture family/Archive 1#Jazelle
|
| Sophie Wilson |
1 |
Talk:ARM architecture family/Archive 1#Sophie Wilson
|
| Proof? |
6 |
Talk:ARM architecture family/Archive 1#Proof?
|
| Motorola Rizr Z8 |
2 |
Talk:ARM architecture family/Archive 1#Motorola Rizr Z8
|
| T-Mobile G1 |
1 |
Talk:ARM architecture family/Archive 1#T-Mobile G1
|
| Still a bug in example code? |
3 |
Talk:ARM architecture family/Archive 1#Still a bug in example code?
|
| Too specialist |
2 |
Talk:ARM architecture family/Archive 1#Too specialist
|
| Slightly dated? |
1 |
Talk:ARM architecture family/Archive 1#Slightly dated?
|
| Edit of intro and revert war |
1 |
Talk:ARM architecture family/Archive 1#Edit of intro and revert war
|
| completely new instruction set architecture |
1 |
Talk:ARM architecture family/Archive 1#completely new instruction set architecture
|
| SonyEricsson P990i - PDA phone |
1 |
Talk:ARM architecture family/Archive 1#SonyEricsson P990i - PDA phone
|
| Archiving |
2 |
Talk:ARM architecture family/Archive 1#Archiving
|
| Mixing core and CPU itself |
1 |
Talk:ARM architecture family/Archive 1#Mixing core and CPU itself
|
| iPhone ARM Confirmation? |
7 |
Talk:ARM architecture family/Archive 1#iPhone ARM Confirmation?
|
| Apple A4 |
2 |
Talk:ARM architecture family/Archive 1#Apple A4
|
| ARM architecure Licensees |
1 |
Talk:ARM architecture family/Archive 1#ARM architecure Licensees
|
| PS3 Date Controversy |
3 |
Talk:ARM architecture family/Archive 1#PS3 Date Controversy
|
| GNU/Linux |
2 |
Talk:ARM architecture family/Archive 1#GNU/Linux
|
| Application info |
2 |
Talk:ARM architecture family/Archive 1#Application info
|
| Cortex-A15 does not exist |
9 |
Talk:ARM architecture family/Archive 1#Cortex-A15 does not exist
|
| English language error? |
2 |
Talk:ARM architecture family/Archive 1#English language error?
|
| developed by arm or arm licensees??? |
1 |
Talk:ARM architecture family/Archive 1#developed by arm or arm licensees???
|
| "ARM cores" table |
24 |
Talk:ARM architecture family/Archive 1#"ARM cores" table
|
| XScale cores |
5 |
Talk:ARM architecture family/Archive 1#XScale cores
|
| Products |
3 |
Talk:ARM architecture family/Archive 1#Products
|
| OpenSolaris is dead |
1 |
Talk:ARM architecture family/Archive 1#OpenSolaris is dead
|
| Fun Fact |
1 |
Talk:ARM architecture family/Archive 1#Fun Fact
|
| The Inquirer article on ARM history |
1 |
Talk:ARM architecture family/Archive 1#The Inquirer article on ARM history
|
| History of the Advanced RISC Machine |
1 |
Talk:ARM architecture family/Archive 1#History of the Advanced RISC Machine
|
| Citation not really needed... |
2 |
Talk:ARM architecture family/Archive 1#Citation not really needed...
|
| 64-bit ARMv8 announced |
2 |
Talk:ARM architecture family/Archive 1#64-bit ARMv8 announced
|
| Requesting input |
1 |
Talk:ARM architecture family/Archive 1#Requesting input
|
| typo in predication para? |
1 |
Talk:ARM architecture family/Archive 1#typo in predication para?
|
| ARMv8 documentation |
1 |
Talk:ARM architecture family/Archive 1#ARMv8 documentation
|
| ARM licensees: soft IP vs hard IP |
1 |
Talk:ARM architecture family/Archive 1#ARM licensees: soft IP vs hard IP
|
| Most widely used |
1 |
Talk:ARM architecture family/Archive 1#Most widely used
|
| Architecture vs family |
1 |
Talk:ARM architecture family/Archive 1#Architecture vs family
|
| Article is way too technical to understand |
2 |
Talk:ARM architecture family/Archive 1#Article is way too technical to understand
|
| Endianness |
3 |
Talk:ARM architecture family/Archive 1#Endianness
|
| OS Lists |
2 |
Talk:ARM architecture family/Archive 1#OS Lists
|
| Errors in the article |
4 |
Talk:ARM architecture family/Archive 1#Errors in the article
|
| Awkward wording |
2 |
Talk:ARM architecture family/Archive 2#Awkward wording
|
| Proposed merge with ARMhf |
6 |
Talk:ARM architecture family/Archive 2#Proposed merge with ARMhf
|
| Big.LITTLE article |
2 |
Talk:ARM architecture family/Archive 2#Big.LITTLE article
|
| ThumbEE deprecation |
1 |
Talk:ARM architecture family/Archive 2#ThumbEE deprecation
|
| Naming.. |
2 |
Talk:ARM architecture family/Archive 2#Naming..
|
| Refactor business related - licensees and architecture(s) |
8 |
Talk:ARM architecture family/Archive 2#Refactor business related - licensees and architecture(s)
|
| ARMv8 (64-bit) barrell shifter? And dropped features in general |
1 |
Talk:ARM architecture family/Archive 2#ARMv8 (64-bit) barrell shifter? And dropped features in general
|
| (Apple's) ARMv7s and ARMv8s don't redirect here or anywhere |
3 |
Talk:ARM architecture family/Archive 2#(Apple's) ARMv7s and ARMv8s don't redirect here or anywhere
|
| Renamed article to "ARM architectures" (plural) and instruction encoding: Mixed |
1 |
Talk:ARM architecture family/Archive 2#Renamed article to "ARM architectures" (plural) and instruction encoding: Mixed
|
| Changing article name and ARM8 and ARM7 redirects |
10 |
Talk:ARM architecture family/Archive 2#Changing article name and ARM8 and ARM7 redirects
|
| Help: Architectural license and other types (how many) |
3 |
Talk:ARM architecture family/Archive 2#Help: Architectural license and other types (how many)
|
| Name of the article |
17 |
Talk:ARM architecture family/Archive 2#Name of the article
|
| New name change proposal: ARM architecture family |
7 |
Talk:ARM architecture family/Archive 2#New name change proposal: ARM architecture family
|
| Infobox Overhaul |
5 |
Talk:ARM architecture family/Archive 2#Infobox Overhaul
|
| Intel Makes 14nm ARM for Altera |
1 |
Talk:ARM architecture family/Archive 2#Intel Makes 14nm ARM for Altera
|
| Split article? Changed redirects ARMv7 and ARMv6 |
2 |
Talk:ARM architecture family/Archive 2#Split article? Changed redirects ARMv7 and ARMv6
|
| Missing floating-point information |
1 |
Talk:ARM architecture family/Archive 2#Missing floating-point information
|
| MPCore in name |
4 |
Talk:ARM architecture family/Archive 2#MPCore in name
|
| FYI: ARMv6-M and ARMv7-M will redirect to ARM Cortex-M |
5 |
Talk:ARM architecture family/Archive 2#FYI: ARMv6-M and ARMv7-M will redirect to ARM Cortex-M
|
| 32-bit (optional) in ARMv8? |
6 |
Talk:ARM architecture family/Archive 2#32-bit (optional) in ARMv8?
|
| Removed 32-bit features in ARMv8-A "see below for exceptions" |
2 |
Talk:ARM architecture family/Archive 2#Removed 32-bit features in ARMv8-A "see below for exceptions"
|
| move ARM architecture to ARM instruction set |
5 |
Talk:ARM architecture family/Archive 2#move ARM architecture to ARM instruction set
|
| L0, L3 (transparent) cache |
1 |
Talk:ARM architecture family/Archive 2#L0, L3 (transparent) cache
|
| "STORM Open Soft Core" ARMv3, ARMv4, ARMv5? |
1 |
Talk:ARM architecture family/Archive 2#"STORM Open Soft Core" ARMv3, ARMv4, ARMv5?
|
| clearly false claim |
7 |
Talk:ARM architecture family/Archive 2#clearly false claim
|
| move to ARM instruction set(s) |
4 |
Talk:ARM architecture family/Archive 2#move to ARM instruction set(s)
|
| FYI: Benchmark and ARM64 vs ARMv8 vs ARMv8-A vs AArch64 (and AArch32) |
7 |
Talk:ARM architecture family/Archive 2#FYI: Benchmark and ARM64 vs ARMv8 vs ARMv8-A vs AArch64 (and AArch32)
|
| Most popular unqualified? |
19 |
Talk:ARM architecture family/Archive 2#Most popular unqualified?
|
| FYI: AMD's K12 ARM-derived core |
2 |
Talk:ARM architecture family/Archive 2#FYI: AMD's K12 ARM-derived core
|
| Hardwired zero register? |
2 |
Talk:ARM architecture family/Archive 2#Hardwired zero register?
|
| FYI: Combined ARM and x86 in one AMD chip.. speculated, [socket-compatible for either confirmed] |
1 |
Talk:ARM architecture family/Archive 2#FYI: Combined ARM and x86 in one AMD chip.. speculated, [socket-compatible for either confirmed]
|
| Confusing sentence in lead |
3 |
Talk:ARM architecture family/Archive 2#Confusing sentence in lead
|
| Are Thumb only (eg. Cortex-M) still the "ARM architecture"? And emulating others in general |
1 |
Talk:ARM architecture family/Archive 2#Are Thumb only (eg. Cortex-M) still the "ARM architecture"? And emulating others in general
|
| Number of transistors (estimate) |
1 |
Talk:ARM architecture family/Archive 2#Number of transistors (estimate)
|
| Multi-threaded ARMs - and custom in general |
1 |
Talk:ARM architecture family/Archive 2#Multi-threaded ARMs - and custom in general
|
| ARM in baseband and in cars (and IoT/RFID?) |
10 |
Talk:ARM architecture family/Archive 2#ARM in baseband and in cars (and IoT/RFID?)
|
| What is an "extension"? |
3 |
Talk:ARM architecture family/Archive 2#What is an "extension"?
|
| Samsung - Really 64-bit? |
2 |
Talk:ARM architecture family/Archive 3#Samsung - Really 64-bit?
|
| Please define core |
4 |
Talk:ARM architecture family/Archive 3#Please define core
|
| Vulcan first threaded ARM? Only transactional support missing? Branch prediction - what makes for fast? |
1 |
Talk:ARM architecture family/Archive 3#Vulcan first threaded ARM? Only transactional support missing? Branch prediction - what makes for fast?
|
| Odd number of cores - literally |
1 |
Talk:ARM architecture family/Archive 3#Odd number of cores - literally
|
| History/background paragraph |
1 |
Talk:ARM architecture family/Archive 3#History/background paragraph
|
| Advanced RISC Machines not Acorn RISC Machines |
2 |
Talk:ARM architecture family/Archive 3#Advanced RISC Machines not Acorn RISC Machines
|
| arm syntax highlighting lost |
2 |
Talk:ARM architecture family/Archive 3#arm syntax highlighting lost
|
| "Bit width" in this table is misleading |
1 |
Talk:ARM architecture family/Archive 3#"Bit width" in this table is misleading
|
| Link register (R14) is "GPR" |
10 |
Talk:ARM architecture family/Archive 3#Link register (R14) is "GPR"
|
| External links modified |
2 |
Talk:ARM architecture family/Archive 3#External links modified
|
| Originally acorn, later advanced |
1 |
Talk:ARM architecture family/Archive 3#Originally acorn, later advanced
|
| External links modified |
2 |
Talk:ARM architecture family/Archive 3#External links modified 2
|
| Screenshot image copyright violation? |
1 |
Talk:ARM architecture family/Archive 3#Screenshot image copyright violation?
|
| Reads well |
1 |
Talk:ARM architecture family/Archive 3#Reads well
|
| "by far the most aggressive 64-bit ARM chip"; "like IBM;s work on Power 8" according to Hot Chips organizer; possibly made for Inspur to replace Itanium? |
1 |
Talk:ARM architecture family/Archive 3#"by far the most aggressive 64-bit ARM chip"; "like IBM;s work on Power 8" according to Hot Chips organizer; possibly made for Inspur to replace Itanium?
|
| FYI: ARMv8.3-A (complex number instructions..), first 10 nm server (and smartphone) CPU, and e.g. questions |
1 |
Talk:ARM architecture family/Archive 3#FYI: ARMv8.3-A (complex number instructions..), first 10 nm server (and smartphone) CPU, and e.g. questions
|
| External links modified |
1 |
Talk:ARM architecture family/Archive 3#External links modified 3
|
| When does a CPU Architecture become a Company Marketing Bio? |
3 |
Talk:ARM architecture family/Archive 4#When does a CPU Architecture become a Company Marketing Bio?
|
| FYI: mobile ARM (Exynos) in supercomputer prototype |
1 |
Talk:ARM architecture family/Archive 3#FYI: mobile ARM (Exynos) in supercomputer prototype
|
| Confusing architecture and implementation |
2 |
Talk:ARM architecture family/Archive 3#Confusing architecture and implementation
|
| 'Computer security' category |
2 |
Talk:ARM architecture family/Archive 3#'Computer security' category
|
| Update desperately needed |
7 |
Talk:ARM architecture family/Archive 4#Update desperately needed
|
| Why is Cortex (only) mentioned in the 32-bit architecture infobox |
3 |
Talk:ARM architecture family/Archive 4#Why is Cortex (only) mentioned in the 32-bit architecture infobox
|
| SVE and Fujitsu |
1 |
Talk:ARM architecture family/Archive 4#SVE and Fujitsu
|
| Requested Addition by Arm |
1 |
Talk:ARM architecture family/Archive 4#Requested Addition by Arm
|
| software operating system |
1 |
Talk:ARM architecture family/Archive 4#software operating system
|
| ARMv8.3-A and the new FJCVTZS instruction |
1 |
Talk:ARM architecture family/Archive 4#ARMv8.3-A and the new FJCVTZS instruction
|
| ARM-based chips and Intel |
2 |
Talk:ARM architecture family/Archive 4#ARM-based chips and Intel
|
| A Commons file used on this page has been nominated for deletion |
1 |
Talk:ARM architecture family/Archive 4#A Commons file used on this page has been nominated for deletion
|
| Arm is sentence case? |
10 |
Talk:ARM architecture family#Arm is sentence case?
|
| Missing Operating Systems |
1 |
Talk:ARM architecture family/Archive 4#Missing Operating Systems
|
| Requested move 10 October 2020 |
9 |
Talk:ARM architecture family/Archive 4#Requested move 10 October 2020
|
| Logo |
1 |
Talk:ARM architecture family/Archive 4#Logo
|
| Page name |
3 |
Talk:ARM architecture family/Archive 4#Page name
|
| December 2020 edit |
2 |
Talk:ARM architecture family/Archive 4#December 2020 edit
|
| Wikipedia is not an indiscriminate collection of information |
2 |
Talk:ARM architecture family/Archive 4#Wikipedia is not an indiscriminate collection of information
|
| Conditional execution example while..do vs. do..while. |
4 |
Talk:ARM architecture family#Conditional execution example while..do vs. do..while.
|
| CPU cache? |
3 |
Talk:ARM architecture family#CPU cache?
|
| No instruction set? |
2 |
Talk:ARM architecture family#No instruction set?
|
| "No support for unaligned memory accesses in the original version of the architecture" |
2 |
Talk:ARM architecture family#"No support for unaligned memory accesses in the original version of the architecture"
|
