Talk:MIPS architecture/Archive index

Report generated based on a request from Talk:MIPS architecture. It matches the following masks: Talk:MIPS architecture/Archive <#>, Talk:MIPS architecture.
This article was last edited by Legobot (talk | contribs) 2 years ago. (Update timer)

Discussion Topic	Replies (estimated)	Archive Link
Influence on SPARC	2	Talk:MIPS architecture#Influence on SPARC
Use in TiVo	1	Talk:MIPS architecture#Use in TiVo
Sort of biased, but…	3	Talk:MIPS architecture/Archive 1#Sort of biased, but…
Instruction Set Summary	1	Talk:MIPS architecture/Archive 1#Instruction Set Summary
MIPS syscalls?	2	Talk:MIPS architecture/Archive 1#MIPS syscalls?
Major designers and contributors	1	Talk:MIPS architecture/Archive 1#Major designers and contributors
MDMX not clear	2	Talk:MIPS architecture/Archive 1#MDMX not clear
Influence on later RISC ISAs	1	Talk:MIPS architecture/Archive 1#Influence on later RISC ISAs
Trivia	1	Talk:MIPS architecture/Archive 1#Trivia
Microprocessor support in R3000	2	Talk:MIPS architecture/Archive 1#Microprocessor support in R3000
VPEs, TCs, ...	1	Talk:MIPS architecture/Archive 1#VPEs, TCs, ...
Opcode format unclear	3	Talk:MIPS architecture/Archive 1#Opcode format unclear
Processor speeds	1	Talk:MIPS architecture/Archive 1#Processor speeds
Mipsel	2	Talk:MIPS architecture/Archive 1#Mipsel
Delay slot	3	Talk:MIPS architecture/Archive 1#Delay slot
NEC	1	Talk:MIPS architecture/Archive 1#NEC
Pipeline definition	2	Talk:MIPS architecture/Archive 1#Pipeline definition
Add Tandem Computers to list of manufacturers	1	Talk:MIPS architecture/Archive 1#Add Tandem Computers to list of manufacturers
R6000 did not deliver?	2	Talk:MIPS architecture/Archive 1#R6000 did not deliver?
XMT	3	Talk:MIPS architecture/Archive 1#XMT
Opcode versus Assembly	1	Talk:MIPS architecture/Archive 1#Opcode versus Assembly
Higher speed R3000 and R4000 Chips?	1	Talk:MIPS architecture/Archive 1#Higher speed R3000 and R4000 Chips?
false statement : However, as Intel quickly released faster versions of their Pentium class CPUs, Microsoft Windows NT v4.0 dropped support for anything but Intel	1	Talk:MIPS architecture/Archive 1#false statement : However, as Intel quickly released faster versions of their Pentium class CPUs, Microsoft Windows NT v4.0 dropped support for anything but Intel
How can a controller become a MIPS controller?	3	Talk:MIPS architecture/Archive 1#How can a controller become a MIPS controller?
Description of addu / addiu is wrong (I think)	1	Talk:MIPS architecture/Archive 1#Description of addu / addiu is wrong (I think)
PIC32	2	Talk:MIPS architecture/Archive 1#PIC32
MIPS based Supercomputers	1	Talk:MIPS architecture/Archive 1#MIPS based Supercomputers
Unsigned vs. Signed Add/Subtract is a Misnomer	4	Talk:MIPS architecture/Archive 1#Unsigned vs. Signed Add/Subtract is a Misnomer
Immediate pointers?	3	Talk:MIPS architecture/Archive 1#Immediate pointers?
XBurst	2	Talk:MIPS architecture/Archive 1#XBurst
Proposal: Divest the article of content about MIPS implementations	2	Talk:MIPS architecture/Archive 1#Proposal: Divest the article of content about MIPS implementations
MFC/MTC vs CFC/CTC	1	Talk:MIPS architecture/Archive 1#MFC/MTC vs CFC/CTC
Why MIPS V section?	1	Talk:MIPS architecture/Archive 1#Why MIPS V section?
Archiving	2	Talk:MIPS architecture/Archive 1#Archiving
Replace the "MIPS assembly language" section?	2	Talk:MIPS architecture/Archive 1#Replace the "MIPS assembly language" section?
Mips32 & Mips64?	1	Talk:MIPS architecture/Archive 1#Mips32 & Mips64?
Earl Killian article subject to deletion	1	Talk:MIPS architecture/Archive 1#Earl Killian article subject to deletion
success followed success: vague and imprecise language	1	Talk:MIPS architecture/Archive 1#success followed success: vague and imprecise language
Who uses SPIM?	2	Talk:MIPS architecture/Archive 1#Who uses SPIM?
Wrong description	1	Talk:MIPS architecture/Archive 1#Wrong description
Coprocessor instruction opcodes and encoding	1	Talk:MIPS architecture/Archive 1#Coprocessor instruction opcodes and encoding
footnote 12 link goes to a login page	2	Talk:MIPS architecture/Archive 1#footnote 12 link goes to a login page
N64 calling convention name	1	Talk:MIPS architecture/Archive 1#N64 calling convention name
MIPS licensees: soft IP and hard IP	1	Talk:MIPS architecture/Archive 2#MIPS licensees: soft IP and hard IP
Missing JALR instruction?	1	Talk:MIPS architecture/Archive 2#Missing JALR instruction?
CPU family section improvement (table)	1	Talk:MIPS architecture/Archive 2#CPU family section improvement (table)
Free MIPS64 Simulator	1	Talk:MIPS architecture/Archive 2#Free MIPS64 Simulator
move MIPS architecture to MIPS instruction set	6	Talk:MIPS architecture/Archive 1#move MIPS architecture to MIPS instruction set
The lw and sw instructions are both real and pseudo	1	Talk:MIPS architecture/Archive 2#The lw and sw instructions are both real and pseudo
Computer architecture courses in universities and technical schools often study the MIPS architecture.[6]	1	Talk:MIPS architecture/Archive 2#Computer architecture courses in universities and technical schools often study the MIPS architecture.[6]
"Load-store" vs. "register-based"	3	Talk:MIPS architecture/Archive 1#"Load-store" vs. "register-based"
Requested move 1 April 2017	7	Talk:MIPS architecture/Archive 1#Requested move 1 April 2017
Move Pseudo Instruction	1	Talk:MIPS architecture/Archive 1#Move Pseudo Instruction
External links modified	1	Talk:MIPS architecture#External links modified
Remove of Comprehensive List of MIPS I Instructions and Opcodes	4	Talk:MIPS architecture#Remove of Comprehensive List of MIPS I Instructions and Opcodes
its really hard to find the full instruction set	1	Talk:MIPS architecture#its really hard to find the full instruction set
MIPS Technologies moves to RISC-V	1	Talk:MIPS architecture#MIPS Technologies moves to RISC-V