Template:AMD Radeon Pro W7000

From Wikipedia, the free encyclopedia
Model
(Code name)
Release Date
& Price
Architecture
fab
Chiplets
(active)
Transistors
& die size[a]
Core Fillrate[b][c][d] Processing power[b][e]
(TFLOPS)
Infinity
Cache
Memory TDP Bus
interface
Config[f][g] Clock[b]
(MHz)
Texture
(GT/s)
Pixel
(GP/s)
Half Single Double Size
(GB)
Bandwidth
(GB/s)
Bus type
& width
Clock
(MT/s)
Radeon Pro W7500
(Navi 33)[1][2][3]
Aug 3, 2023
$429 USD
RDNA 3
TSMC N6
13.3×109
204 mm2
1792:112:64
28:56:28 CU

1700

190.4

108.8

24.37

12.19

0.381
32 MB 8 172 GDDR6
128-bit
18000 70 W PCIe 4.0
×8
Radeon Pro W7600
(Navi 33)[4][2][5]
Aug 3, 2023
$599 USD
2048:128:64
32:64:32 CU

2440

312.3

156.2

39.98

19.99

0.625
288 130 W
Radeon Pro W7700
(Navi 32)[6]
Nov 13, 2023
$999 USD
RDNA 3
TSMC N5 (GCD)
TSMC N6 (MCD)
1 × GCD
4 × MCD
28.1×109
~346 mm2
3072:192:96
48:96:48 CU
2300 441.6 220.8 56.54 28.3 0.884 64 MB 16 576 GDDR6
256-bit
190 W PCIe 4.0
×16
Radeon Pro W7800
(Navi 31)[7][8][9]
2023
$2499 USD
57.7×109
~531 mm2
4480:280:128
70:128:70 CU

2525

707

323.2

90.50

45.25

1.414
32 260 W
Radeon Pro W7900
(Navi 31)[10][8][11]
2023
$3999 USD
1 × GCD
6 × MCD
6144:384:192
96:192:96 CU

2495

958.1

479

122.6

61.32

1.916
96 MB 48 864 GDDR6
384-bit
295 W
  1. ^ Approximate die size of entire MCM package that consists of single GCD (Graphics Compute Die) and six MCDs (Memory Cache Die).
    Radeon Pro W7800 has only four active MCDs, inactive one is for structural support and heat dissipation.
  2. ^ a b c Boost values (if available) are stated below the base value in italic.
  3. ^ Texture fillrate is calculated as the number of Texture Mapping Units multiplied by the base (or boost) core clock speed.
  4. ^ Pixel fillrate is calculated as the number of Render Output Units multiplied by the base (or boost) core clock speed.
  5. ^ Precision performance is calculated from the base (or boost) core clock speed based on a FMA operation.
  6. ^ Unified shaders : Texture mapping units : Render output units : Ray accelerators : AI accelerators and Compute units (CU)
  7. ^ GPUs based on RDNA 3 have dual-issue stream processors so that up to two shader instructions can be executed per clock cycle under certain parallelism conditions.